Memory-Efficient Modeling and Search Techniques for Hardware ASR Decoders

نویسندگان

  • Michael Price
  • Anantha Chandrakasan
  • James R. Glass
چکیده

This paper gives an overview of acoustic modeling and search techniques for low-power embedded ASR decoders. Our design decisions prioritize memory bandwidth, which is the main driver in system power consumption. We evaluate three acoustic modeling approaches–Gaussian mixture model (GMM), subspace GMM (SGMM) and deep neural network (DNN)–and identify tradeoffs between memory bandwidth and recognition accuracy. We also present an HMM search scheme with WFST compression and caching, predictive beam width control, and a word lattice. Our results apply to embedded system implementations using microcontrollers, DSPs, FPGAs, or ASICs.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Modeling Gasoline Consumption Behaviors in Iran Based on Long Memory and Regime Change

In this study, for the first time, we model gasoline consumption behavior in Iran using the long-term memory model of the autoregressive fractionally integrated moving average and non-linear Markov-Switching regime change model. Initially, the long-term memory feature of the ARFIMA model is investigated using the data from 1927 to 2017. The results indicate that the time series studied has a lo...

متن کامل

Efficient client-server based implementations of mobile speech recognition services

The purpose of this paper is to demonstrate the efficiencies that can be achieved when automatic speech recognition (ASR) applications are provided to large user populations using client-server implementations of interactive voice services. It is shown that, through proper design of a client-server framework, excellent overall system performance can be obtained with minimal demands on the compu...

متن کامل

Memory Efficient Decoders using Spatially Coupled Quasi-Cyclic LDPC Codes

In this paper we propose the construction of Spatially Coupled Low-Density Parity-Check (SC-LDPC) codes using a Quasi-Cyclic (QC) algorithm. The QC based approach is optimized to obtain memory efficiency in storing the parity-check matrix in the decoders. A hardware model of the parity-check storage units has been designed for Xilinx FPGA to compare the logic and memory requirements for various...

متن کامل

Low Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)

Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...

متن کامل

Memory efficient approximative lattice g decoding

ASR decoders are often required to produce a word lattice in addition to the best scoring path. While exact lattice generation is expensive (in the context of a Viterbi decoder), approximative algorithms are available to produce high quality lattices at much lower cost. Ideally, we would like to have an algorithm which does not require additional resources (either memory of CPU) in comparison t...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016